Crystalline organic semiconductors, bonded by weak van der Waals forces, exhibit macroscopic properties that are very similar to those of inorganic semiconductors. While there are many open questions concerning the microscopic nature of charge transport, minimizing the density of trap states (trap DOS) is crucial to elucidate the intrinsic transport mechanism.
I. INTRODUCTION
Charge transport in semiconductors is strongly influenced by the presence of traps, energetically located in the band gap between the two transport levels. The quantification of the density of these trap states (trap DOS) is a crucial step towards understanding the electrical properties of the materials. There are various ways to determine the trap DOS experimentally, which range from photoelectron spectroscopy 1 over electron spin resonance spectroscopy 2 to direct measurements of the transport properties of a semiconductor device
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. A field effecttransistor (FET) is a well suited device to study the trap DOS, as the spectral distribution of charge traps can be studied through changing the Fermi level by applying a bias to the gate contact. This method has become a powerful tool to study material properties in the field of organic semiconductors The first generation of OFETs did not have any clearly distinguishable subthreshold regime, where an exponential dependence of the drain current on the applied gate voltage is expected. Through advancements in thin-film deposition methods it has been possible to build OTFTs with a well pronounced subthreshold regime, comparable to inorganic amorphous transistors.
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High purity single crystals of organic molecules 10 led to OFETs with a steeper subthreshold slope.
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To unleash the full performance of these single crystals, a compatible gate dielectric is required, which does not introduce additional charge traps in the semiconductor. More recently it has been shown that either an air-gap structure 12, 13 or a fluorinated polymer results in high performance OFETs 14, 15 with a high mobility and a steep turn-on, enabling fast switching speed and low power consumption. To further improve the turn-on characteristics, there has been a focus on thin and high-κ dielectric layers to increase the gate capacitance, leading to a lower subthreshold swing.
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In this study we focus on the subthreshold regime from a microscopic perspective, especially its relation to the trap DOS. Single crystal OFET measurements with extremely low subthreshold swing are presented and the theoretical description of the subthreshold regime to extract the trap DOS is summarized. Furthermore, a method is derived to estimate the Fermi energy at the turn-on voltage and thus the depth of these traps. The range of validity of this analysis is assessed using a full numerical simulation. With either method, we consistently found an extremely low density of deep trap states for rubrene, as low as in crystalline inorganic semiconductors.
II. RUBRENE SINGLE CRYSTAL FETS
We have built a series of rubrene single crystal FETs in a bottom-gate/bottom-contact configuration ( Fig. 1) with the amorphous fluoropolymer Cytop (Asahi glass, Bellex Int. Corp.) as gate dielectric 14 and a structured gate of evaporated Cr/Au on a Si/SiO 2 substrate. Evaporated Au was used as source and drain electrodes. The rubrene single crystals have been grown by physical vapor transport 10 from 98% pure source material (SigmaAldrich) without any additional purifying steps and were attached to the prefabricated substrates by flip crystal technique.
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All devices show very similar electrical characteristics: Mobilities extracted from the saturation and the linear regime range from 10 to 15 cm 2 /Vs and on-off ratios at V g = −10 V are reached. A common feature is the extremely steep turn-on behavior with a subthreshold swing S in the range of 65 to 80 mV/decade. None of the devices show any hysteresis, i.e. no gate bias stress, implying that there is no long-term charge trapping in the OFET 24, 25 . The gate leakage current is below the noise level of the measurement setup at 200 fA. In the linear regime, the drain currents scale linearly with the gate voltage, which is a sign of a negligible small charge injection barrier at the contacts.
Here, we discuss the transistor with the lowest subthreshold swing (Fig. 1) . The rubrene crystal was laminated in ambient air and measured in helium atmosphere at room temperature (T = 295 K), using a HP 4155A semiconductor parameter analyzer operated with instrument control (iC).
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The transfer-curves for various drain voltages and the output characteristics are shown in Fig. 2 and 3 . The 2-point field-effect mobilities derived from the linear and the saturation region, µ lin = 13.0 cm 2 /Vs and µ sat = 13.9 cm 2 /Vs, are remarkably high. In the following we focus on the subthreshold regime which is defined as the region between the turn-on and the threshold voltage, in this device given as V on = 0.47 V and V th = 0.23 V (from saturation regime). In this regime, the drain current increases exponentially with the gate voltage, which is defined as the subthreshold slope (in units decade/V) or its inverse, the subthreshold swing S (V/decade). The latter is best extracted from a plot of the inverse logarithmic slope of the drain currents versus gate voltage (Fig. 4) . In this plot the extremely steep exponential turn-on behavior becomes apparent: In the subthreshold region (Fig. 4 inset) , the curves truncate at a minimal value of S = 65 ± 2 mV/decade, The device exhibits no hysteresis and its on-off ratio is larger than 10 7 . The extracted mobility is µsat = 13.9 cm 2 /Vs. In the subthreshold regime (above V th = 0.23 V) the exponential dependence of the currents on the gate voltage corresponds to a subthreshold swing of S = 65 mV/decade. which is the subthreshold swing. The same value for S was obtained from both sweep directions (no hysteresis) and lies remarkably close to the theoretical limit of S = 58.5 mV/decade at 295 K.
III. SUBTHRESHOLD SWING AND TRAP DENSITY
In the subthreshold region, where the gate voltage is below the threshold voltage, the formation of a pinchoff zone with a very low charge carrier density near the drain contact leads to a suppression of the drift currents. A magnification of the subthreshold region is shown in the inset. With increasing gate voltage, the inverse slope is approaching a subthreshold swing value of 65 mV/decade, very close to the theoretical limit of 58.5 mV/decade.
The large gradient of the charge concentration between the source and drain contact regions, however, gives rise to a diffusion current which is independent of the drain voltage, as long as the drain voltage is larger than a few k B T /q.
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The subthreshold-current is proportional to the carrier concentration which varies exponentially with the gate voltage. Thus,
where the so-called subthreshold slope depends on the thermal energy k B T /q and the ideality parameter n * .
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The subthreshold swing S is defined as the inverse of the subthreshold slope 27 and corresponds to the gate voltage needed to increase the drain current by a factor of 10,
The ideality parameter n * is associated with the density of charge traps far away from the transport level, either located at the semiconductor-insulator interface or in the bulk of the semiconductor. Due to their relatively large trapping energy these states are called deep traps. The parameter n * can be written as
where C i is the capacitance of the gate dielectric per unit area. The quality of the semiconducting material expresses itself in an effective capacitance C sc , since the filling of trap states while the Fermi energy is pushed towards the transport level is equivalent to the charging of a capacitor. 31 C sc is distinct from the geometric capacitance of the semiconductor, C geom sc
does not express itself in the DC transfer characteristics, C sc affects the subthreshold swing. Rolland et. al. 30 have shown it to be directly dependent on the density of deep trap states in the bulk and at the interface,
where D bulk is the bulk trap density per volume and energy, D it denotes the interface trap density per unit area and energy and ε sc is the permittivity of the semiconductor material.
For an ideal transistor without any traps, C sc is zero and the parameter n * equals 1. Thus, there is a theoretical limit for the subthreshold swing, given by S ideal = k B T ln(10)/q which is 58.5 mV/decade at 295 K.
For a real semiconductor, however, the subthreshold swing is larger than this minimum and the difference between the theoretical minimum and the measured subthreshold swing is a measure of the imperfection of the transistor interface and the semiconductor material.
From the subthreshold swing alone it is not a priori possible to distinguish between trapping at the interface and trapping in the depletion zone of the bulk, since both contribute to an effective capacitance C sc , corresponding to a trap concentration per unit area. However, we can estimate the maximum density of interface traps contributing to the measured subthreshold swing by setting D bulk to zero:
If at least part of the trap states are located in the bulk, a reasonable assumption for the channel thickness is necessary to convert the areal density into a volume density. In general, this thickness is given by the Debye length λ = ε sc /q 2 D bulk , which was also used in the derivation of eq. (4).
Again, by setting D it = 0 we obtain the maximum contribution of bulk traps:
Care must be taken when the above relations are applied to nearly trap-free semiconductors or to very thin semiconducting layers as in evaporated or solution-processed FETs. For such devices λ can be of the same order as the semiconductor thickness t sc and the charge carriers accumulate almost uniformly throughout the semiconductor. In this situation, the charge transport in the subthreshold region is essentially a volume phenomenon rather than an accumulation of charge carriers within the first few monolayers of the semiconductor
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. If the characteristic thickness of the conducting channel λ is larger than t sc , the relation (6) is no longer valid to extract the maximum bulk trap density. From the measured subthreshold swing and the device geometry one can directly asses if λ > t sc by rewriting the Debye length λ in terms of S:
where t ins is the thickness and ε ins the permittivity of the gate dielectric. Noteworthy, the borderline λ = t sc is equivalent to the situation where the trap related effective capacitance C sc equals the geometric capacitance C geom sc . If the Debye length λ exceeds the crystal thickness t sc , the analysis of S in terms of trap density is slightly modified:
and accordingly the maximum bulk trap density is
After this discussion it is clear that from a physical point of view the as measured subthreshold swing S is not suitable for a direct comparison between different FETs. Sometimes the subthreshold swing multiplied by the gate capacitance has been used for this purpose, but this value still depends on the geometry of the gate dielectric and gives no information about the intrinsic properties of the material. The key quantity to evaluate and compare the quality of the semiconductor and its interface to the dielectric is the capacitance of the transport channel C sc obtained from S according to Eqns. (2) and (3).
IV. ESTIMATION OF THE TRAPPING ENERGY
Not only can we extract the density of trap states dominating the subthreshold region, but also their energy relative to the transport level using the following considerations:
The subthreshold current is dominated by diffusion and given by:
where W and L are the width and length of the channel, λ is the channel thickness and D is the diffusion coefficient which is connected to the mobility µ by the 
where N band is the number of states in the transport level and ∆E = E F − E c is the Fermi energy relative to the transport level E c . Again, we consider the two situations where the characteristic channel thickness given by the Debye length λ = ε sc /q 2 D bulk is either smaller or larger than the geometric thickness t sc of the semiconductor. For λ < t sc , combining Eqns. (10) and (11) results in (12) and the density of bulk traps per unit energy D max bulk can be obtained from the subthreshold swing by using Eqn. (6). I d is the drain current for which the minimal subthreshold swing is reached. If on the other hand the Debye length exceeds the thickness of the semiconducting layer (λ > t sc ) we obtain
With equation (12) or (13) the Fermi energy and thus the energy of the deep trap states filled upon turn-on can be estimated directly from macroscopic values.
V. NUMERICAL SIMULATION OF THE SUBTHRESHOLD CURRENT
The analytical method discussed in the previous sections is convenient to estimate the density of deep trap states. Its derivation 29 , however, is fairly involved and it is desirable to assess the validity of this model in detail. We performed a series of numerical simulations of the FET's subthreshold current assuming a wide range of bulk trap densities and we have compared the resulting subthreshold swing with the values predicted by the analytical model (Eq. 6).
For the numerical calculations, a new in-house implementation of a FET model was used: It solves the driftand diffusion equations in the presence of traps, similar to previous simulators.
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The differential equations are solved in 2 dimensions for the entire operating regime of the transistor and the trap DOS can be chosen arbitrarily. Methods to numerically solve these equations are discussed in more detail e.g. in the book Analysis and Simulation of Semiconductor Devices.
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The drift-and diffusion equations for hole only transport consist of Poisson's equation, the continuity equation and the definition of the drift and diffusion current density J p :
where Ψ is the electric potential, p m and p t are the mobile and trapped charge carrier densities, respectively, R is the recombination rate (here R = 0) and µ denotes the drift mobility for holes. The diffusion constant D is directly connected to the mobility by the Einstein relation. This system of non-linear differential equations is discretized into finite differences and solved for the steadystate (i.e. ∂p m /∂t = 0) in two dimensions, using the Gauss-Newton algorithm.
Dirichlet boundary conditions are used to fix the potential and the charge carrier density at the injecting contacts. The interface to the insulating gate dielectric is determined by the Neumann boundary condition J p · n = 0, and the electric fields in the semiconductor and the insulator are connected by Gauss' law,
where n is the unit vector orthogonal to the interface plane and Q it is the sheet density of additional charge at the interface. For the simulations discussed here we set
The concentration of mobile and trapped charge carriers is determined by a convolution of the density of states with the Fermi-Dirac distribution for holes, (19) where D band and D trap are the spectral distribution of band-like (mobile) states and traps, respectively. From Eqns. (18) and (19) a relation p m (p t , T ) can be calculated for any arbitrary distribution of conducting states and traps.
For this study, the DOS model illustrated in Fig. 5 (a) was used: A 0.3 eV wide constant band containing 3×10 represents the mobile states in the highest occupied molecular orbit level (HOMO). Since we are focussing on the subthreshold region only, we assume for simplicity a constant trap DOS in the energy range relevant at the turn-on voltage. This is a reasonable approximation far away from the transport level, as has been measured in previous studies on single crystal and thin film OFETs, where the trap DOS changes by a factor of ∼ 2 within a few k B T .
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We varied the trap density over several orders of magnitude and calculated the transfer characteristics in the subthreshold regime at different temperatures (example in Fig. 5(b) ). From these curves we take the minimum subthreshold swing S and compare the values in Fig. 6 to the predictions by the analytical model (Eq. 6 and 9, respectively) for the two cases, λ ≶ t sc . First of all, we note the excellent agreement in the entire parameter space. Furthermore, the simulations confirm the need to distinguish between the two ranges (dashed line).
VI. RESULTS AND DISCUSSION
The above described analysis method is a powerful tool to probe the microscopic physical parameters of the rubrene single crystal FET (Fig. 2 and 3) . These measurements are of particular interest because the calculated Debye length of ∼ 4 µm places this device in the parameter space where the channel thickness at turn-on is limited by the crystal thickness. The extracted results are summarized in Assuming all the measured trap states to be located at the interface, we calculate a D . Therefore, the deep trap density per eV is less than 1 in 10 5 molecules. Alternatively, if we we assume all the traps to be distributed throughout the bulk, the same reasoning leads to a density of defects electronically active far away from the transport level of 1 in 10 8 molecules per eV. Considering the chemical purity of the source material (98%) the density of measured defects is remarkably low. This exemplifies the efficient purification during growth of the crystal by physical vapor transport. Furthermore, the equivalent interface trap density of only D it = 3 × 10 . 40 The comparison of the analytical DOS extraction method with the numerical simulations reveals good general agreement in a broad range of bulk trap densities and temperatures (Fig. 6) . Not surprisingly, the small deviations are most pronounced near the borderline at which we distinguish between the situations of a characteristic channel length shorter or larger than the actual semiconductor thickness. However, even in this region the difference in D bulk is at most half an order of magnitude, indicating that this method is well suited for OFETs with a nearly trap-free interface and bulk, or with a very thin semiconducting layer.
The calculated Fermi level is ∆E = 0.62 eV (Eq. 13), at the voltage where the subthreshold swing and thus the trap density has been determined (I d = 3 × 10 −12 A). More generally, the deep trap energy probed in the subthreshold region depends on the device geometry and the lowest measured I d (limited by noise level or off-current). Therefore, optimizing these parameters gives access to even deeper trap states.
VII. CONCLUSION
The rubrene FETs in this study have an extremely low density of deep trap states, indicating the high quality of the semiconductor. Here, this is seen in an unprecedentedly low subthreshold swing of S = 65 mV/decade at room temperature, which lies remarkably close to the theoretical trap free limit at 58.5 mV/decade.
An analytical method is shown to be well suited to experimentally access the density of deep bulk and interface traps from the subthreshold region of FET transfer curves. This method was verified by a comparison to numerical simulations of the subthreshold current. A novel way to estimate the trapping energies was presented, which additionally gives an upper limit of the subthreshold dominating energy range.
With this in-depth analysis we estimate a trap density of D bulk = 1 × 10 
